繁體版 English 日本語DefinitionРусский
登录 注册

locking circuit中文是什么意思

发音:  
用"locking circuit"造句"locking circuit"怎么读"locking circuit" in a sentence

中文翻译手机手机版

  • 保持电路强制同步电路
  • 闭合电路
  • 锁闭电路
  • 锁定电路
  • 吸持电路
  • 自保线路

例句与用法

  • Locking circuit board support cs - type at richeng
    Pc板隔离柱cs
  • Rccn locking circuit board support cs - type material : ul approved nylon 66 , 94v - 2 by hand to support p . c . b
    使用时先将基板钻孔4 . 8mm后将隔离柱固定,再将p . c .板套入即可。
  • Dds is used to achieve fine resolution , while injection phase lock circuit is used to realize low phase noise high performance input reference frequency
    Dds用于实现小步进,而注入锁相电路则用来产生低相噪的高性能参考源。
  • Lut was replaced by the method taking triangle wave and differential in the line phase locked circuit , so it saves the hardware area and cost
    在行锁相中,用取三角波然后差分的方法替换了查找表,减小了芯片面积,降低了成本。
  • Arranged signal activating lock circuit and time - base control circuit in the sound wave receiving circuit to take the initial signal of back wave as the valid one in the cycle , thus to improve the ratio of signal vs . noise and detective precision
    在超声波接收电路中设有信号触发锁定电路和时基控制电路。实现以各探头中最早收到的回波信号为本检测单元的有效信号,有效提高信噪比和检测精度; 4
  • Then according to the emphasis of the design , went deeply into the theory of pll frequency synthesizers widely used , described pll ’ s working principle , structure and several types in detail , and made research and analysis of pll frequency synthesizers ’ phase noise , including the effect of the active loop filter on the phase noise , and give some methods to make improvement as well , such as changing loop filter form , reducing divide number , and increase phase detector frequency , etc . then paper introduced the principle character and phase noise analysis of direct digital frequency synthesizer ( dds ) and injection phase lock circuit , which are also important circuits in the design
    论文首先对几十年频率合成器的发展进行概述,而后针对本次设计的重点,对应用较为广泛的锁相频率合成理论进行了深入的探讨,详细介绍了锁相环的工作原理、组成结构和锁相类型,并对锁相频率合成器的相噪特性进行了研究分析,包括有源环路滤波器对于相噪的影响,提出了改善相位噪声的几点措施:改善环路形式、降低分频数、增大鉴相频率等。接着介绍了直接数字频率合成器( dds )和注入锁相电路的原理特点以及相噪分析,它们也是本次设计的重要电路。
  • The clock recovery block of usb2 . 0 transceiver macrocell consists of phase locked circuit , such as pll and dll ( delay locked loop ) . this block use external crystal 12mhz sin signal to produce 60mhz , 120mhz , 480mhz clock signal , and can recover colock signal form date wave . it can support 480mbps ( hs ) and 12mbps ( fs ) word speeds as defined in usb2 . 0 specification .
    目的是用锁相环电路? pll和dll (延迟锁相环)实现usb2 . 0收发器宏单元utm的时钟恢复模块。其中pll环路构成的时钟发生器将外部晶振的12mhz正弦信号生成60mhz 、 120mhz 、 480mhz等本地时钟信号。 dll环路依据本地时钟信号对外部数据信号进行时钟恢复。
用"locking circuit"造句  
locking circuit的中文翻译,locking circuit是什么意思,怎么用汉语翻译locking circuit,locking circuit的中文意思,locking circuit的中文locking circuit in Chineselocking circuit的中文locking circuit怎么读,发音,例句,用法和解释由查查在线词典提供,版权所有违者必究。